

**REMARKS**

Reconsideration and allowance of the above-identified application are respectfully requested. Claims 10-17 are currently pending in the present application. Claims 1-9 have been cancelled without prejudice or disclaimer and new claims 10-17 have been added.

The undersigned notes with appreciation the Examiner's consideration of, and making of record, those documents submitted with the Information Disclosure Statement filed on June 23, 2005.

Claims 1-5 and 9 stand rejected under 35 U.S.C. §102(b) as allegedly being anticipated by the article to Popli et al. entitled "A Reconfigurable VLSI Array for Reliability and Yield Enhancement". Claims 6-8 stand rejected under 35 U.S.C. §102(b) as allegedly being anticipated by WO 02/50625 A2 to Claydon. These grounds of rejection are rendered moot by the cancellation of these claims.

To address these rejections, new claims 10-17 have been added, which claims substantially correspond to those which have been allowed in the European counterpart application. New independent claim 10 includes, among other features, the step of reserving the time slot for the scheduled data transfer on a segment of a vertical bus that would be used in the event of a reallocation of functionality following a determination that either the first processor element or the second processor element was faulty. Similarly new independent claim 14 includes, among other features, that the processor array is adapted to reserve the time slot for the scheduled data transfer on a segment of a vertical bus that would be used in the event of a reallocation of functionality following a determination that either the first processor element or the second processor element was faulty.

It is respectfully submitted that neither Popli et al. nor Claydon teach or suggest at least this feature of Applicants' new claim 10 and 14 combinations, whether taken singly or in combination. Accordingly, reconsideration and withdrawal of the anticipation rejections based on these documents are respectfully requested.

All of the objections and rejections raised in the Official Action having been addressed, it is respectfully submitted that this application is in condition for allowance and a notice to that effect is earnestly solicited. Should the Examiner have any questions regarding this response, or the application in general, he is invited to contact the undersigned at (540) 361-1863.

Respectfully submitted,

POTOMAC PATENT GROUP PLLC

By: /stevenmdubois/  
Steven M. duBois  
Registration No. 35,023

Date: December 10, 2008

Customer No. 42015  
Potomac Patent Group PLLC  
P.O. Box 270  
Fredericksburg, VA 22404  
(540) 361-1863